[1] S. D’Amico, M. Matteis, and A. Baschirotto, “A 6.4 mW, 4.9 nV/√Hz, 24 dBm IIP3 VGA for a multi-standard (WLAN, UMTS, and Bluetooth) receiver,” Analog Integr. Circuits Signal Process, vol. 61, no. 1, pp. 1–7, 2009.
[2] D. Barras, W. Hirt, and H. Ja ̈ckel, “A Wideband 0 to 60 dB CMOS Variable Gain Amplifier for IR-UWB I/Q Receivers,” in 35th European Solid-State Circuits Conference, Athens, Greece, Sept. 14th-18th 2009.
[3] M. Elmala, B. Carlton, R. Bishop, and K. Soumyanath, “A 1.4V, 13.5mW, 10/100MHz 6th order elliptic filter/VGA with DC-offset correction in 90nm CMOS [WLAN applications],” in Radio Frequency integrated Circuits (RFIC) Symposium, 2005. Digest of Papers. 2005 IEEE, June 2005, pp. 189 – 192.
[4] Hui Dong Lee, Kyung Ai Lee, and Songcheol Hong, “A Wideband CMOS Variable Gain Amplifier With an Exponential Gain Control,” in IEEE Transactions on Micowave Theory and Techniques, VOL. 55, NO. 6, JUNE 2007.
[5] S. Galal and B. Razavi, “10-Gb/s limiting amplifier and laser/modulator driver in 0.18- um CMOS technology,” Solid-State Circuits, IEEE Journal of, vol. 38, no. 12, pp. 2138 – 2146, 2003.
[6] C. Holdenried, M. Lynch, and J. Haslett, “Modified CMOS Cherry-Hooper amplifiers with source follower feedback in 0.35 um technology,” in Solid-State Circuits Confer- ence, 2003. ESSCIRC ’03. Proceedings of the 29th European, 2003, pp. 553 – 556.
[7] C. Holdenried, J. Haslett, and M. Lynch, “Analysis and design of HBT Cherry-Hooper amplifiers with emitter-follower feedback for optical communications,” Solid-State Cir- cuits, IEEE Journal of, vol. 39, no. 11, pp. 1959 – 1967, 2004.
[8] J. Abbott, C. Plett, and J. Rogers, “A 15 GHz, 1.8V, variable-gain, modified Cherry- Hooper amplifier,” in Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005, 2005, pp. 645 – 648.
[9] F. Tavernier and M. Steyaert, “A low power, area efficient limiting amplifier in 90nm CMOS,” in ESSCIRC, 2009. ESSCIRC ’09. Proceedings of, 2009, pp. 128-131.
[10] R. Jindal, “Gigahertz-band high-gain low-noise AGC amplifiers in fine- line NMOS,” Solid-State Circuits, IEEE Journal of, vol. 22, no. 4, pp. 512-521, Aug 1987