

Design and Simulation of 140 dB Dynamic Range and 20 μV_{rms} Readout Noise CMOS Image Sensor

Abeer Elsayed, Mostafa Y. Makkey
 Electrical Engineering Department
 Faculty of Engineering, Assiut University
 Assiut 71715, Egypt

abeerelsayed90@aun.edu.eg; mymakkey@yahoo.com;

Abstract— This paper provides the design, simulation and implementation of a very wide dynamic range and a low readout noise CMOS image sensor (CIS) with high sensitivity by using a diode connected transistors in parallel with floating diffusion node and sensor output. The sensor is simulated, designed and implemented in a 130 nm CMOS technology using cadence tool. The area of the proposed pixel reaches to 3 $\mu\text{m} \times 3 \mu\text{m}$ and consists of seven NMOS transistors and one capacitor. The readout circuit has the following parameters as very low output noise of 20 μV_{rms} with a 5 MHz bandwidth for pixel circuitry. Power dissipation of 10 μW was achieved at an operation voltage of 1.6 V for pixel circuitry. The proposed sensor has good features of low noise and a 140 dB wide dynamic range due to the diode connected transistor configuration that has been used. This paper provides the effect of adding a diode connected transistors M7 and M8 on an increasing dynamic range of CMOS image sensor to 140 dB and reducing its readout noise to 20 μV_{rms} . Also, this paper provides a mathematical simulation of noise model of CIS using Matlab and cadence.

Keywords— CMOS image sensor (CIS), wide dynamic range (WDR), bandwidth, readout noise, diode connected transistor

I. INTRODUCTION

The active pixel sensors (APS) are implemented in a commonly used CMOS technology, these sensors which fabricated using CMOS technology are very useful in many scientific, commercial and consumer applications [1]. Recently, CMOS image sensors allow integration of all functions required for timing, exposure process, color processing, compression of the image and analog to digital converters (ADCs) on the same die. In addition, CMOS image sensors provide additional advantages over CCD in terms of small consumption of power, small operating voltage, smaller noise and high sensitivity.

Low noise CMOS Image Sensor (CIS) plays an important role in the image efficiency and clearance [2]. As, low noise sensor increases the sensor's ability to see the image by only a few photons. This sensor has a wide application in different fields.

Wide dynamic range CMOS image sensor, also considered very important parameter in determining the sensor performance. Wide dynamic range increases the sensor's ability to capture the details of the image under low and high light conditions [3].

The image sensor is considered the main part of a digital camera, which converts optical information of the light photons into electrical signals. Nowadays, CMOS based imaging arrays have a great growing stage. Besides the low cost and low power consumption advantages, the continual development of CMOS image sensor publicity goes to other parameters such as the capability to integrate the sensors with electronics and the ability to achieve fast, customizable frame rates [4]. For all image sensors the low readout noise and high dynamic range are considered two important factors define the sensor quality.

Nowadays, the development of CMOS image sensor technology is requiring a lot of efforts to be made to get CMOS image sensor with factors suitable with the existing requirements for imaging technology. Dynamic range of CIS is considered one of the most important parameters of the sensor which must be improved to increase the sensor quality in capturing the image details [5], [6], [7]. In this decade, increasing the dynamic range of CMOS image sensor became the main target even though there are initial methods were already proposed in most commercial sensors in which the dynamic range of the sensor is limited to about 72 dB [8]. There is a more common implementation using multiple exposures which achieved a high dynamic range reaches to 112 dB [9]. Reference [10] provides a new method to increase dynamic range by reducing the input referred noise as the temporal read-out noise. The CIS in [11] introduces a method that achieved a 40% reduction in the input-referred temporal noise.

This paper focuses on increasing the dynamic range of voltage-mode CMOS image sensor and reducing its readout noise by providing a new technique that uses a diode connected transistors in pixel circuitry, and get CIS with high speed.




Fig. 1. Block diagram of a typical image sensor.

II. CMOS IMAGE SENSOR OVERVIEW

The block diagram of the typical CMOS image sensor (CIS) system is shown in Fig. 1. The sensor structure consists of a pixel circuitry, programmable gain amplifier (PGA), sample and hold (S&H), and analog to digital converter (ADC). This one pixel can be extended to an array of pixels. Programmable gain amplifier (PGA) is used to amplify the pixel output, (PGA) acts as a variable gain amplifier. In PGA the amplification is controlled by the values of the capacitor array connected between the input and output nodes of the amplifier. To reduce the sensor noise, it must use the sample and hold circuit (S&H) which used as correlated double sampling circuit (CDS). The analog output of the image sensor is then digitized by using analog to digital converter (ADC).

Fig. 2 shows the pixel circuitry structure. The first part of pixel circuitry is photodiode (PD), the pixel uses photodiode (PD) to convert photons of an optical signal into a photocurrent in the electrical signal. After the light incident on the photodiode (PD), the charges will be accumulated and (electron/ hole) pairs will be generated. These charges will be converted into voltage through the floating diffusion capacitance (C_{FD}). Source follower amplifier (SF) is then transferring the produced voltage signal to the output. As a result, the total image system converts the input light into a voltage signal which is converted into a digital signal at the output of the sensor.

A. Traditional Wide Dynamic Range CIS

The traditional voltage mode image sensor circuit diagram [12], [13] is shown in Fig. 3. The pixel circuit contains a photodiode, charge transfer switch (M1) to transfer charge from PD to be stored in C_{FD} . Source follower input transistor (M4) to transfer the voltage on C_{FD} to the output node, (M5) switch for row selection and (M6) is the biasing transistor which can be shared by multiple rows of pixels. There is reset1 switch (M2) and reset 2 switch (M3) are used for reset operation. A lateral overflow capacitor (C_v) is used to improve the dynamic range [12], [13]. The sequence of operation is as follows. Initially the photodiode (PD) is empty from any charges. The reset 2 switch (M3) and the row select switch (M5) are ON, and at the same time the remaining transfer switch (M1) and the reset 1 switch (M2) are OFF. The reset 1 switch (M2) is then ON to enable resetting the floating diffusion capacitance (C_{FD}) and for resetting (C_v).




Fig. 2. Pixel circuitry structure.

After turning the switch (M3) OFF, the transfer gate switch (M1) is turned ON, then for getting the voltage on (C_{FD}) another read is occurring. After transferring the generated charges in the photodiode to the floating diffusion capacitance (C_{FD}), the signal will be read by SF (M4, M5, M6). So the total signal will be read out after turning the reset 2 switch (M3) ON. The dynamic range of this technique will increase by increasing the area of the overflow capacitor (C_v) to get a large one. This will reduce the sensor bandwidth so the dynamic range will increase. The drawback of this CIS is the reduction in the bandwidth of the sensor, this reduction in the bandwidth will decrease the camera speed and the maximum frame rate. Also the complexity in designing of the driver control signal circuits is increased.

In the next section we will introduce our proposed WDR CIS, which solve the bandwidth problem required for high frame rate applications.

B. The proposed WDR CIS with Diode Connected Transistors

Fig. 4 shows the proposed voltage mode WDR image sensor. The effect of the added diode connected transistors (M7) as a load and (M8) as a capacitor in the dynamic range, the output noise and the linearity of the image sensor will be described. That the additional transistors (M7) and (M8), which are a diode connected transistor, improves the dynamic range by introducing second current pass and by reducing the readout noise as follow. As M7 gate and drain are short, the transistor operates in saturation.

In saturation for diode mode ($V_{DS} = V_{GS}$) so drain current is given as in (1).

$$I_{DS} = \mu C_{OX} (W/2L)(V_{DS} - V_{TH})^2 \quad (1)$$

Where, V_{TH} is threshold voltage, W is channel width and L is channel length. C_{ox} is oxide capacitance.

The equivalent resistance of this device is given as in (2).

$$R = V_{DS}/I_{DS} = 2L/W (1/\mu C_{OX}) V_{DS}/(V_{DS} - V_{TH})^2 \quad (2)$$

Therefore, the equivalent resistance is depending on the output voltage, it will be changed by changing output voltage (V_{DS}).




Fig. 3. Circuitry diagram of traditional WDR CIS.




Fig. 5. Equivalent circuit for noise analysis.




Fig. 6. small signal noise equivalent circuit.

Now we calculate the output noise after adding the diode connected transistors (M7) and (M8) as in Fig. 8. The first component of the noise ($V_{n,out1}$) is due to transistors (M4, M6 and M7) is given as in (8) and (9).

$$V_{n,out1} = (I_{n,M4} + I_{n,M6} + I_{n,M7} + g_{m4}V_{n,out1})Z_{out} \quad (8)$$

$Z_{out} = r_{ds4} \parallel r_{ds6} \parallel r_{ds7} \parallel X_{CL}$ so it is very small resistance because (r_{ds7}) of the diode connected transistor is very small

$$V_{n,out1}(1 - g_{m4}Z_{out}) = (I_{n,M4} + I_{n,M6} + I_{n,M7})Z_{out} \quad (9)$$

Where $I_{n,M4}$, $I_{n,M6}$, and $I_{n,M7}$ are small signal noise components due to M4, M6, and M7 respectively.

The second component of the noise ($V_{n,out2}$) is due to the R_x is given in (10).

$$V_{n,out2}(1 + g_{m4}Z_{out}) = g_{m4}Z_{out}I_{n,Rx}X_{CFD} \quad (10)$$

A comparison between the proposed CIS simulated output noise results using Cadence and the Matlab has been done. In Matlab circuit model has been built using pixel circuitry equations for output noise and drawing a relation between the output noise power and the frequency. In cadence the relation between noise power and frequency has been drawn by cadence tools. As shown in Table II that both results are nearly equal to each other, this proves that our noise model is valid. Fig. 9 and Fig. 10 prove the validation of the proposed noise model by plotting the output noise power spectral density results obtained by circuit simulation using Cadence and Matlab calculations in the noise model.




Fig. 7. Equivalent circuit for noise analysis after adding M7 and M8.




Fig. 8. small signal model and noise equivalent circuit for proposed WDR CIS.

TABLE II. Comparison between the output noise values by using Cadence and the developed mathematical model using Matlab.

Traditional WDR CIS	In Cadence = $94.5\mu V_{rms}$	In Matlab = $95\mu V_{rms}$
Proposed WDR CIS	In Cadence = $20\mu V_{rms}$	In Matlab = $21\mu V_{rms}$

Fig. 9 and Fig. 10 show the plotted results of the mathematical noise power model by Matlab and simulated results for the proposed pixel output noise power using Cadence. It is clear from the plotted results that they are nearly equal to each other. This means that our noise model is correct. The output noise power shown in Fig.9 for the proposed CIS is smaller than the CIS output noise power for traditional CIS shown in Fig. 10.

Fig. 11 shows the readout timing diagram of the CMOS image sensor. Fig.11 shows the input and the output signal shapes on transfer gate switch (M1), Reset1 switch (M2), Row select switch (M5), and the pixel output. During readout the photodiode accumulates the photogenerated electrons. The transfer gate switch (M1) will transfer these charges from the photodiode to the floating diffusion (FD). During readout the Row select switch (M5) is always on, and the Reset1 switch (M2) is turned on to empties the floating diffusion (FD) from electrons. After the accumulation of the photoelectrons in the photodiode, the transfer gate switch (M1) is turned ON to transfer the cumulative photoelectron to the capacitor (C_{FD}). Then the source follower (SF) will sense the voltage on (C_{FD}) so the reading out of the signal is performed. M8 will increase the dynamic range because it connected in parallel with C_{FD} , and so this will increase the capacity of the floating diffusion node to store more charges so the dynamic range will be increased.




Fig. 9. The simulated output noise power spectral density of the image sensor by Cadence compared with calculated noise model results by Matlab for proposed WDR CIS.




Fig. 10. The simulated output noise power spectral density of the image sensor by Cadence compared with calculated noise model results by Matlab for the traditional CIS.




Fig. 11. The simulated transient waveforms of (transfer, reset, row select and pixel output) at input current of 50 nA.

Fig. 12 shows the plot between sensor output voltage and input photocurrent to show how the sensor nonlinearity can be measured. The calculation of the nonlinearity begins with the plot of the output signal level versus the input photocurrent. The nonlinearity value is usually expressed in percentage, based on the swerve of the output signal from an ideal straight line, based on the measurement results, there will be some restrictions that must be taken into account during the analysis of the proposed CMOS image sensor to reduce the nonlinearity of the sensor such as the sizing of the source follower transistor and the floating diffusion capacitance, which must be kept as small as possible to get a high linearity. From the plotted results it is clear that the linearity of the image sensor is ensured for input photocurrents up to 22 μA , since the pixel nonlinearity reaches to 1.1%. In the proposed results the nonlinearity was reduced due to the small area used for source follower and diffusion capacitance and due to diode connected load technique.

Fig. 13 shows a typical layout of the proposed image sensor. The sensor was designed and implemented in a 130 nm CMOS technology, the pixel occupies an area of $3 \mu\text{m} \times 3 \mu\text{m}$, which is the typical area for CIS. The proposed pixel's area contains seven NMOS transistors and one capacitor. To get a good fill factor for the sensor which is the ratio between the photodiode area and total sensor area, so the distance between the n-well, the neighboring NMOS and the capacitors must be as small as possible. This small distance taken into account during the design of the proposed CIS, also the layout keeps all the rules required for the technology.




Fig. 12. Simulated results of the input photocurrent with the image sensor output voltage.




Fig. 13. Proposed pixel circuitry layout.

Table III summarizes all the simulated results for the proposed CMOS image sensor. From these results it is clear that the dynamic range is enhanced to 140 dB. This WDR is achieved by reducing the noise of the image sensor which reached to $20 \mu\text{V}_{\text{rms}}$, in addition to extending the maximum input current range up to 22 μA . Also the bandwidth extends to 5 MHz, which helps to increase the CIS frame rate. The pixel is consuming 10 μW using 1.6 V single power supply which is considered as low voltage operation.

TABLE III. Summary of The post Layout Simulation Results Obtained From The analysis of the proposed CMOS Image Sensor.

Parameter	Results
Technology	130 nm CMOS technology
Power supply	1.6 V
Maximum input current (I_{ph})	22 μA
Maximum output voltage	1.5 V
Conversion gain	36 $\mu\text{V}/\text{electron}$
Output noise	0.61 e-rms (20 μV_{rms})
Bandwidth	5 MHz
Dynamic range	140 dB
Dissipated power	10 μW
Non Linearity	1.1 %

TABLE IV. Comparison of the proposed CMOS image sensor (CIS) with the recently published CIS.

	This Work	[14]/ 2020	[15]/ 2017	[16]/ 2018	[17]/ 2018	[18]/ 2020
Technology	130 nm	40 nm	0.14 μm	BSI	65 nm	0.18 μm
Voltage supply	1.6 V	1.8/3.3 V	2.7/1.8 V	-----	1.2/2.5 V	3.3 V
Bandwidth	5 MHz	-----	72 MHz	-----	-----	20 MHz
Readout noise	0.6 e-rms	0.6 e-rms	1.3 e-rms	1.1 e-rms	6.2 e-rms	-----
Dynamic Range	140 dB	132 dB	-----	90 dB	121 dB	120 dB
Pixel Area (μm^2)	3 x 3	3x 3	1.65x1.65	3 x 3	3 x 3	16 x 16
Dissipated Power	10 μW	-----	40 mW	280 mW	-----	-----
Conversion Gain	36 $\mu\text{V}/\text{e}^-$	54/6.7 $\mu\text{V}/\text{e}^-$	77 $\mu\text{V}/\text{e}^-$	21 $\mu\text{V}/\text{e}^-$	-----	-----

Table IV compares the proposed CIS performance with the state of the art of recently published CIS. It is clear from this comparison that the proposed noise results are reduced a lot compared with the others work. Also, the supply voltage operation (1.6 V) is considered a small supply compared with the others work. The dynamic range was extended to 140 dB. The pixel area which is considered small and suitable area for high fill factor CIS. The only drawback in our work is the slightly bandwidth reduction of CIS, but our value is still considered a suitable value for CMOS image sensor (CIS).

IV. CONCLUSION

Based on the obtained results, the effect of adding diode connected transistors M7 and M8 improves a lot in the dynamic range and readout noise of CMOS image sensor. As shown in the traditional WDR CIS the use of overflow integration capacitance reduces the bandwidth of the sensor and so its speed is reduced. In the proposed WDR CIS by using diode connected transistors the readout noise reduced to 20 μV_{rms} (0.6 e-rms) compared with in traditional CIS, which reached to 94.5 μV_{rms} also, bandwidth in the proposed circuitry extends to 5 MHz compared to the traditional one in which reached to 43 KHz. As this reduction in readout noise in the proposed CIS, the dynamic range is extended to 140 dB after adding a diode connected transistors M7 and M8 compared to traditional in which dynamic range reached to 83.7 dB.

REFERENCES

- [1] W-T. Kim, C. Park, H. Lee, I. Lee, and B-G. Lee, "A high full well capacity CMOS image sensor for space applications," *Sensors*, vol. 19, no. 7, 2019.
- [2] T. Hasegawa, K. Watanabe, Y. J. Jung, N. Tanaka, and Takashi, "A new 0.8 μm CMOS image sensor with low RTS noise and high full well capacity," *Proceedings of the 2019 International Image Sensor Workshop (IISW)*, Snowbird. UT. USA, pp. 24-27, 2019.
- [3] M. Kobayashi, Y. Onuki, K. Kawabata, H. Sekine, and T. Tsuboi, "A 1.8 e^-_{rms} Temporal Noise Over 110-dB-Dynamic Range 3.4 μm Pixel Pitch Global-Shutter CMOS Image Sensor With Dual-Gain Amplifiers SS-ADC, Light Guide," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 1, pp. 219-228, 2018.
- [4] Y. N. Lee, T. Araki, Y. Kimura, F. Dasani, T. Iwata, K. Takahashi, and K. Sawada, "High-Density -2 μm -pitch pH Image sensor with High-Speed Operation up to 1933 fps," *IEEE transaction on biomedical circuits and systems*, vol. 13, no. 2, pp. 352-363, 2019.
- [5] Y. Cho, H. Kim, Y. Sohn, Jihwan Oh, and M. Song, "Design of a Variable resolution CMOS Image Sensor for a smart security system," *Ph. D. Research in Microelectronics and Electronics (PRIME)*, 12th Conference, pp. 1-4, 2016.
- [6] L. Binqiao and S. Zhongyan, "Wide dynamic range CMOS image sensor with in - pixel double - exposure and synthesis," *Journal of Semiconductors*, vol. 31, no. 5, pp. 73-77, 2010.
- [7] X. Wang, B. Wolfs, G. Meynants, and J. Bogaerts, "An 89 dB dynamic range CMOS image sensor with dual transfer gate pixel," *IISW*, pp.248-251, 2011.
- [8] B. Cremers, M. Innocent, C. Luypaert, J. Compieg, and I. Chandara, "A 5 Megapixel, 1000fps CMOS Image Sensor with High Dynamic Range and 14-bit A/D Converters," *IISW*, 2013.
- [9] J. Solhusvik, "A 1280x960 3.75 μm pixel CMOS imager with Triple Exposure HDR," *IISW*, pp. 344-347, 2009.
- [10] A. Boukhayma and A. Peizerat, "A Sub-0.5 electron read noise VGA image sensor in a standard CMOS process," *IEEE Journal of solid-state circuits*, vol. 51, no. 9, pp. 2180- 2191, 2016.
- [11] Y. chen, Y. Xu, Y. Chae, A. Mierop, X. Wang, and A. Theuwissen, "A 0.7 e^-_{rms} - temporal- readout- noise CMOS image sensor for low - light- level imaging," *Solid- State Circuits Conference Digest of Technical Papers (ISSCC)*, IEEE International, pp. 384- 386, 2012.
- [12] T. Geurts, B. Cremers, M. Innocent, W. Vroom, and C. Esquenet, "A 98 dB Linear Dynamic Range, High speed CMOS Image Sensor," *IISW*, 2017.
- [13] Y. Liu and A.J.P. Theuwissen, "The design of a high dynamic range CMOS image sensor in 110 nm technology," *Delft University of Technology*, 2012.
- [14] Y. Sakano, T. Toyoshima, R. Nakamura, and T. Asatsuma, "A 132 dB single-exposure-dynamic-range CMOS image sensor with high temperature tolerance," *2020 IEEE International Solid-state Circuits Conference-(ISSCC)*, pp. 106-108, 2020.
- [15] H. Wakabayashi, K. Yamaguchi, and Y. Yamagata, "Noise reduction effect and analysis through serial multiple sampling in a CMOS image sensor with floating diffusion boost - driving," *Japanese Journal of Applied physics*, Vol. 56, no. 4, 2017.
- [16] I. Takayanagi, N. Yoshimura, K. Mori, S. Matsuo, S. Tanaka, H. Abe, N. Yasuda, and K. Ishikawa, "An over 90 dB intra-scene single- exposure dynamic range CMOS image sensor using a 3.0 μm triple-gain pixel fabricated in a standard BSI process," *IISW*, Vol. 18, no. 1, 2018.
- [17] M. Takase, S. Isono, Y. Tomekawa, T. Koyanagi, T. Tokuhara, M. Harada, and Y. Inoue, "An over 120 dB wide- dynamic- range 3.0 μm pixel image sensor with in- pixel capacitor of 41.7 $\text{fF}/\mu\text{m}^2$ and high reliability enabled by BEOL 3D capacitor process," *IEEE Symposium on VLSI Technology*, pp. 71-72, 2018.
- [18] Y. Fujihara, M. Murata, S. Nakayama, R. Kuroda, and S. Sugawa, "An over 120 dB dynamic range linear response single exposure CMOS image sensor with two stage lateral overflow integration trench capacitors," *Electronic Imaging*, vol. 7, pp. 143-1-143-6, 2020.